Abstract Recent wireless communications demand maximum achievable data rates without intervention. The channel decoder in the physical layer would support such high data rates with a flexible hardware structure. The turbo channel decoder offers flexible hardware architecture and reliable decoding, but the turbo decoder design is complex and its hardware architecture consumes more power and area in a communication system. Hence, an optimized high-performance turbo decoder architecture with simplified QPP interleaver is needed for supporting various data rates. In this context, this article presents a new hardware architecture with a three-stage pipeline parallel turbo decoding process and each MAP decoder in the proposed parallel turbo decoder with a three-stage micro pipeline processing is presented. The proposed structure optimized the circuit complexity and improved the throughput through parallel pipeline decoding. Also, this article presents a simplified semi-recursive QPP interleaver, which avoids complex ‘mod‘ operations for a high-performance turbo decoder. The performance analysis has been done using Model sim, Xilinx Vivado design suite, and estimated performance analysis was observed on various 28 nm CMOS technology FPGAs and compared with the conventional designs. Analysis of the proposed design showed improvement in throughput up to 55.6% and a reduction in the power consumption up to 43% as compared to the recently reported architectures.
Benzer Makaleler | Yazar | # |
---|
Makale | Yazar | # |
---|